Systems and Means of Informatics

2024, Volume 34, Issue 2, pp 66-82

SELF-TIMED COUNTER SYNTHESIS FORMALIZATION

Yu. A. Stepchenkov
Yu. G. Diachenko
N. V. Morozov
D. Yu. Stepchenkov
D. Yu. Diachenko

Abstract

Self-timed (ST) circuits have high reliability. They guarantee detection and localization of any persistent faults and demonstrate a high level of fault tolerance. However, designing ST circuits is more labor-intensive compared to synchronous circuits because one should construct an additional indication subcircuit and adhere to the principles of truly ST circuit implementation. Formalized desynchronization provides automatic conversion of the original synchronous circuit description into the self-timed one but when synthesizing sequential ST units, including ST counters, it leads to excessive hardware redundancy and, as a consequence, to their low performance. The article substantiates the approach to the ST counter synthesis based on the heuristic method formalization for their construction and ensuring the guaranteed resulted truly ST implementation that functions in full accordance with the original description and has close to optimal consumer characteristics

[+] References (21)

Hennessy, J.L., and D.A. Patterson. 2019. Computer architecture: A quantitative approach. 6th ed. San Mateo, CA: Morgan Kaufmann. 936 p.
Sparsp, J. 2020. Introduction to asynchronous circuit design. Copenhagen, Denmark: DTU Compute, Technical University of Denmark. 255 p. Available at: https: //backend.orbit.dtu.dk/ws/files/215895041/JSPA_async_book_2020_PDF.pdf (accessed May 1, 2024).
Jiang, W., E.H.-M. Sha, Q. Zhuge, L. Yang, X. Chen, and J. Hu. 2019. On the design of time-constrained and buffer-optimal self-timed pipelines. IEEE T. Comput. Aid. D. 38(8): 1515-1528. doi: 10.1109/TCAD.2018.2846642.
Zakharov, V., Y. Stepchenkov, Y. Diachenko, and Y. Rogdestvenski. 2020. Self-timed circuitry retrospective. Conference (International) on Engineering Technologies and Computer Science Proceedings. Piscataway, NJ: IEEE. 63-69. doi: 10.1109/EnT48576.2020.00018.
Kushnerov, A., M. Medina, and A. Yakovlev. 2021. Towards hazard-free multiplexer based implementation of self-timed circuits. 27th Symposium (International) on Asynchronous Circuits and Systems Proceedings. Piscataway, NJ: IEEE. 17-24. doi: 10.1109/ASYNC48570.2021.00011.
Stepchenkov, Y. A., A.N. Kamenskih, Y. G. Diachenko, Y. V. Rogdestvenski, and D. Y. Diachenko. 2020. Improvement of the natural self-timed circuit tolerance to short-term soft errors. Advances Science Technology Engineering Systems J. 5(2):44- 56. doi: 10.25046/aj050206.
Sokolov, I. A., Yu. A. Stepchenkov, Yu.V. Rogdestvenski, and Yu. G. Diachenko. 2022. Approximate evaluation of the effectiveness of synchronous and self-timed methodologies in problems of designing failure-tolerant computing and control systems. Automat. Rem. Contr. 83(2):264-272. doi: 10.1134/S0005117922020084.
Surkov, A. V. 2014. Ispol'zovanie Synopsys Design Compiler dlya sinteza samo- sinkhronnykh skhem [Synthesis of burst-mode asynchronous schemes using Synopsys Design Compiler]. Programmnye produkty i sistemy [Software & Systems] 4:24-30. doi: 10.15827/0236-235X.108.024-030.
Vlasov, A. O., and A. V. Surkov. 2015. Marshrut proektirovaniya samosinkhronnykh konveyernykh skhem s ispol'zovaniem vozmozhnostey SAPR [Automated design flow of self-timed pipelines using EDA tools]. Programmnye produkty i sistemy [Software & Systems] 4:110-115. doi: 10.15827/D236-235x. 112.110-115.
Edwards, D., A. Bardsley, L. Jani, L. Plana, and W. Toms. 2006. Balsa: A tutorial guide. Manchester, U.K.: The University of Manchester. 165 p. Available at: https://apt.cs.manchester.ac.uk/ftp/pub/apt/balsa/3.5/BalsaManual3.5.pdf (accessed April 10, 2024).
Sparsp, J., and S. Furber. 2001. Principles of asynchronous circuit design: A systems perspective. Dordrecht, Netherlands: Kluwer Academic Publs. 337 p. doi: 10.1007/ 978-1-4757-3385-3.
Andrikos, N., L. Lavagno, D. Pandini, and C. P. Sotiriou. 2007. A fully-automated desynchronization flow for synchronous circuits. 44th ACM/IEEE Design Automation Conference Proceedings. Piscataway, NJ: IEEE. 982-985. doi: 10.1145/ 1278480.1278722.
Zhou, R., K.-S. Chong, B.-H. Gwee, J. S. Chang, and W.-G. Ho. 2014. Synthesis of asynchronous QDI circuits using synchronous coding specifications. Symposium (International) on Circuits and Systems Proceedings. Piscataway, NJ: IEEE. 153{ 156. doi: 10.1109/ISCAS.2014.6865088.
Stepchenkov, Yu. A., D. V. Khilko, Yu. G. Diachenko, N. V. Morozov, D. Yu. Stepchenkov, and G. A. Orlov. 2024. Metodika desinkhronizatsii pri sinteze samosinkhronnykh skhem [Desynchronization methodology at self-timed circuit synthesis]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 34(1):33{43. doi: 10.14357/08696527240103. EDN: XGZCWU.
Plekhanov, L. P. 2013. Osnovy samosinkhronnykh elektronnykh skhem [Basics of self-timed electronic circuits]. Moscow: Binom. Laboratoriya znaniy. 208 p.
Gavrilov, S. V., A. N. Denisov, N. I. Malashevich, A. S. Roslyakov, and R. A. Fedorov. 2011. Diagnostirovanie samosinkhronnykh funktsional'nykh yacheek sredstvami SAPR \KOVCHEG" [Diagnostics of self-synchronous functional cells by means of CAD "Kovcheg"]. Izvestiya vysshikh uchebnykh zavedeniy. Elektronika [Proceedings of Universities. Electronics] 1(87):40{45. EDN: NDDTDX.
Rogdestvenski, Y. V., N. V. Morozov, and A. V. Rogdestvenskene. 2010. Podsistema sobytiynogo analiza samosinkhronnyh skhem ASPEKT [ASPECT: A suite of self-timed event-driven analysis]. Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem [Problems of the perspective micro- and nanoelectronic systems development]. Moscow: IPPM RAN. 26 31.
Zatsarinnyy, A. A., Yu. A. Stepchenkov, Yu. G. Diachenko, N. V. Morozov, and D. Yu. Stepchenkov. 2023. Avtomatizatsiya sinteza samosinkhronnykh skhem [Selftimed circuits automated design]. Sistemy vysokoy dostupnosti [Highly Available Systems] 19(3):48{56. doi: 10.18127/j20729472-202303-04. EDN: IAPVXR.
Yosys open synthesis suite. Available at: https://yosyshq.net/yosys (accessed April 10, 2024).
Stepchenkov, Yu. A., D.Yu. Stepchenkov, Yu. G. Diachenko, N. V. Morozov, and L. P. Plekhanov. 2023. Zamena sinkhronnykh triggerov samosinkhronnymi analogami v protsesse desinkhronizatsii skhemy [Replacing synchronous triggers with self-timed counterparts during circuit desynchronization]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 33(4):4G5. doi: 10.14357/08696527230401. EDN: VPLSHI.
Stepchenkov, Yu. A., A. N. Denisov, Yu. G. Diachenko, et al. 2017. Biblioteka funktsional'nykh yacheek dlya proektirovaniya samosinkhronnykh poluzakaznykh BMK mikroskhem seriy 5503/5507 [Functional cell library for designing self-timed semicustom integrated circuits on 5503/5507 gate arrays]. Moscow: Tekhnosfera. 367 p. Availableat: http://www.technosphera.ru/lib/book/497 (accessed April 10, 2024).

[+] About this article