Systems and Means of Informatics

2024, Volume 34, Issue 1, pp 33-43

DESYNCHRONIZATION METHODOLOGY AT SELF-TIMED CIRCUIT SYNTHESIS

Yu. A. Stepchenkov
D. V. Khilko
Yu. G. Diachenko
N. V. Morozov
D. Yu. Stepchenkov
G. A. Orlov

Abstract

Self-timed (ST) digital circuits have undoubted advantages over synchronous counterparts. However, ST circuit synthesis currently requires the user to have deep knowledge in the ST circuit technology field, since its automation level is still far from the level achieved in industrial computer- aided design systems for synchronous circuits and is focused on assigning the synthesized circuit behavior in specific formats. Designing of ST circuits is more labor-intensive and specific in comparison with synchronous circuits because of the need to adhere to the strict principles for their implementation. Desynchronization is an important stage in the ST circuit synthesis based on the original Verilog description of the circuit operation algorithm. It provides circuit separation from the global clock and asynchronous request-acknowledge interaction usage preparation. The article considers the desynchronization implementation methodology and its formalization principles. The proposed method ensures an ST circuit correct construction based on heuristic algorithms determining the relationships between functional blocks in the synthesized circuit and organizing their interaction in strict accordance with the ST circuit operation discipline.

[+] References (17)

Muller, D. E., and W. C. Bartky. 1959. A theory of asynchronous circuits. Symposium (International) on the Theory of Switching Proceedings. Harvard University Press. 1:204-243.
Sparsp, J., and S. Furber. 2001. Principles of asynchronous circuit design: A systems perspective. Amsterdam: Kluwer Academic Publs. 337 p. doi: 10.1007/978-1-4757- 3385-3.
Sokolov, I. A., Yu. A. Stepchenkov, S. G. Bobkov, V. N. Zakharov, Yu. G. Diachenko, Yu.V. Rozhdestvenskiy, and A.V. Surkov. 2014. Bazis realizatsii super-EVM eksaflopsnogo klassa [Implementation basis of exaflops class supercomputer]. Informatika i ee Primeneniya - Inform. Appl. 8(1):45-70. doi: 10.14357/19922264140106. EDN: RYYFGD.
Yoshikawa, S., S. Sannomiya, M. Iwata, and H. Nishikawa. 2020. Pipeline stage level simulation method for self-timed data-driven processor on FPGA. 8th Electrical Engineering Congress (International). Piscataway, NJ: IEEE. Art. 229515. 5 p. doi: 10.1109/iEECON48109.2020.229515.
Kushnerov, A., M. Medina, and A. Yakovlev. 2021. Towards hazard-free multiplexer based implementation of self-timed circuits. 27th Symposium (International) on Asynchronous Circuits and Systems Proceedings. Piscataway, NJ: IEEE. 17-24. doi: 10.1109/ASYNC48570.2021.00011.
Edwards, D., A. Bardsley, L. Jani, L. Plana, and W. Toms. 2006. Balsa: A tutorial guide. Manchester, U.K.: The University of Manchester. 157 p. Available at: https://apt.cs.manchester.ac.uk/ftp/pub/apt/balsa/3.5/BalsaManual3.5.pdf (accessed February 28, 2024).
Cortadella, J., M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. 1997. Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE T. Inf. Syst. E80-D(3):315-325.
Reese, R. B., S. C. Smith, and M. A. Thornton. 2012. Uncle - an RTL approach to asynchronous design. 18th Symposium (International) on Asynchronous Circuits and Systems Proceedings. Piscataway, NJ: lEEE. 65-72. doi: 10.1109/ASYNC.2012.14.
Poliakov, I., D. Sokolov, and A. Mokhov. 2007. Workcraft: A static data flow structure editing, visualisation and analysis tool. Petri nets and other models of concurrency. Eds. J. Kleijn and A. Yakovlev. Lecture notes in computer science ser. Berlin, Heidelberg: Springer. 4546:505-514. doi: 10.1007/978-3-540-73094-00.
Cortadella, J., A. Kondratyev, A. Lavagno, and P. Christos. 2006. Desynchronization: Synthesis of asynchronous circuits from synchronous specifications. IEEE T. Comput. Aid. D. 25(10): 1904-1921. doi: 10.1109/TCAD.2005.860958.
Andrikos, N., L. Lavagno, D. Pandini, and C. P. Sotiriou. 2007. A fully-automated desynchronization flow for synchronous circuits. 44th ACM/IEEE Design Automation Conference Proceedings. Piscataway, NJ: IEEE. 982-985.
Zhou, R., K.-S. Chong, B.-H. Gwee, and J. S. Chang. 2011. Quasi-delay-insensitive compiler: Automatic synthesis of asynchronous circuits from Verilog specifications. 54th Midwest Symposium (International) on Circuits and Systems Proceedings. Piscataway, NJ: IEEE. Art. 6026577. 4 p. doi: 10.1109/MWSCAS.2011.6026577.
Zhou, R., K.-S. Chong, B.-H. Gwee, J. S. Chang, and W.-G. Ho. 2014. Synthesis of asynchronous QDI circuits using synchronous coding specifications. Symposium (International) on Circuits and Systems Proceedings. Piscataway, NJ: IEEE. 153156. doi: 10.1109/ISCAS.2014.6865088.
Zatsarinnyy, A. A., Yu. A. Stepchenkov, Yu. G. D'yachenko, N. V. Morozov, and D.Yu. Stepchenkov. 2023. Avtomatizatsiya sinteza samosinkhronnykh skhem [Selftimed circuits design automation]. Sistemy vysokoy dostupnosti [Highly Available Systems] 19(3):48-56. doi: 10.18127/j20729472-202303-04. EDN: IAPVXR.
Zakharov, V., Y. Stepchenkov, Y. Diachenko, and Y. Rogdestvenski. 2020. Self-timed circuitry retrospective. Conference (International) on Engineering Technologies and Computer Science Proceedings. Piscataway, NJ: IEEE. 58-64. doi: 10.1109/EnT48576.2020.00018.
Sokolov, I. A., Yu. A. Stepchenkov, Yu. G. Diachenko, N. V. Morozov, and D. Yu. Diachenko. 2023. Samosinkhronnyy konveyer s peremennym chislom stupeney [Self-timed pipeline with variable stage number]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 33(1):4M3. doi: 10.14357/08696527230101. EDN: FVYPZG.
Stepchenkov, Yu. A., Yu. G. Diachenko, D. Yu. Stepchenkov, D. Yu. Diachenko, and G. A. Orlov. 2023. Mul'tipleksiruemyy samosinkhronnyy konveyer [Multiplexed selftimed pipeline]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 33(2):4M2. doi: 10.14357/08696527230201.

[+] About this article