Informatics and Applications
2022, Volume 16, Issue 4, pp 2-7
SYNCHRONOUS AND SELF-TIMED PIPELINE'S RELIABILITY ESTIMATION
- I. A. Sokolov
- Yu. A. Stepchenkov
- Yu. G. Diachenko
- Yu. V. Rogdestvenski
Abstract
Self-timed (ST) circuitry is an alternative to synchronous circuits. Self-timed circuits have a number of advantages over their synchronous counterparts due to their redundant complexity. The article investigates the immunity of self-timed and synchronous circuits to single short-term soft error taking into account the hardware redundancy of ST circuits. Self-timed circuits, due to their indication subcircuit, are able to detect a soft error which occurs as a logical cell's output state inversion and suspend the operation of the circuit until the soft error disappears. Thus, ST circuits mask a single soft error and prevent distortion of the data processing result. The use of a modified hysteretic trigger, which prevents sticking in the antispacer, to implement a pipeline stage register bit masks almost all soft errors in the pipeline stage's combinational part. The DICE-like implementation of this trigger makes it possible to reduce the sensitivity of the ST register to the internal soft errors by a factor of 4. Quantitative estimates of failure tolerance show a clear (by 2.5-9.4 times) advantage of the ST pipeline in comparison with the synchronous counterpart.
[+] References (16)
- Viktorova, V.S., N.V. Lubkov, and A. S. Stepanyants. 2016. Analiz nadezhnosti otkazoustoychivykh upravlyayushchikh vychislitel'nykh sistem [Analysis of fault- tolerant computing systems' reliability]. Moscow: IPU RAN. 117 p.
- Morelos-Zaragoza, R. H. 2006. The art of error correcting coding. Hoboken, NJ: Wiley. 269 p.
- LaFrieda, C., and R. Manohar. 2004. Fault detection and isolation techniques for quasi delay-insensitive circuits. Conference (International) on Dependable Systems and Networks Proceedings. 41-50. doi: 10.1109/ DSN.2004.1311875.
- Monnet Y., M. Renaudin, and R. Leveugle. 2005. Hardening techniques against transient faults for asynchronous
circuits. 11th On-Line Testing Symposium (International) Proceedings. IEEE. 129-134.
- Dug, M., M. Krstic, and D. Jokic. 2018. Implementation and analysis of methods for error detection and correction on FPGA. IFAC-PapersOnLine 51(6):348-353.
- Lodhi, F. K., S. Hasan, O. Hasan, and F. Awwad. 2014. Low power soft error tolerant macro synchronous micro asynchronous pipeline. Computer Society Annual Sympo-sium on VLSI Proceedings. Piscataway, NJ: IEEE. 601606. doi: 10.1109/ISVLSI.2014.59.
- Gkiokas, C., and M.A. Schoeberl. 2019. Fault-tolerant time-predictable processor. Nordic Circuits and Systems Conference: NORCHIP Symposium (International) of System-on-Chip Proceedings. Piscataway, NJ: IEEE. 8906947. 6 p. doi: 10.1109/NORCHIP.2019.8906947.
- Muller, D. E., and W C. Bartky. 1959. A theory of asyn-chronous circuits. Symposium (International) on the Theory of Switching Proceedings. Harvard University Press. 29:204-243.
- Kishinevsky, M., A. Kondratyev, A. Taubin, and V. Var-shavsky 1994. Concurrent hardware: The theory and prac-tice of self-timed design. New York, NY: John Wiley & Sons. 368 p.
- Smith, S. C., and J. Di. 2009. Designing asynchronous circuits using NULL convention logic (NCL). Synthesis lec-tures on digital circuits systems ser. Cham: Springer. 96 p.
- Stepchenkov, Y.A, A. N. Kamenskih, Y. G. Diachenko, Y V. Rogdestvenski, and D. Y. Diachenko. 2020. Improvement of the natural self-timed circuit tolerance to shortterm soft errors. Advances Science Technology Engineering Systems J. 5(2):44-56.
- Sokolov, I. A., Yu. A. Stepchenkov, Yu. V. Rozhdestvenskiy and Yu. G. Diachenko. 2022. An approximate evaluation
of the efficiency of synchronous and self-timed method-ologies in designing failure-tolerant computing and control systems. Automat. Rem. Contr. 83(2):264-272.
- Dubrova, E. 2013. Fault-tolerant design. New York, NY Springer. 185 p. doi: 10.1007/978-1-4614-2113-9.
- Eaton, P., J. Benedetto, D. Mavis, K. Avery, M. Sibley, M. Gadlage, and T. Turflinger. 2004. Single event transient pulse width measurements using a variable temporal latch technique. IEEE T. Nucl. Sci. 51(6):3365-3368. doi: 10.1109/TNS.2004.840020.
- Emeliyanov, V. V., A. S. Vatuev, and R. G. Useinov. 2018. Impact of heavy ion energy on charge yield in silicon dioxide. IEEE T. Nucl. Sci. 65(8):1496-1502.
- Stepchenkov, Y., Y. Diachenko, Y. Rogdestvenski, Y. Shikunov, and D. Diachenko. 2021. Self-timed storage register soft error tolerance improvement. East- West Design & Test Symposium Proceedings. Puscataway, NJ: IEEE. 145-150.
[+] About this article
Title
SYNCHRONOUS AND SELF-TIMED PIPELINE'S RELIABILITY ESTIMATION
Journal
Informatics and Applications
2022, Volume 16, Issue 4, pp 2-7
Cover Date
2022-12-30
DOI
10.14357/19922264220401
Print ISSN
1992-2264
Publisher
Institute of Informatics Problems, Russian Academy of Sciences
Additional Links
Key words
self-timed circuit; soft error; failure tolerance; pipeline; indication; probabilistic estimate
Authors
I. A. Sokolov  , Yu. A. Stepchenkov , Yu. G. Diachenko , and Yu. V. Rogdestvenski
Author Affiliations
Federal Research Center "Computer Science and Control" of the Russian Academy of Sciences, 44-2 Vavilov Str., Moscow 119333, Russian Federation
|