Informatics and Applications

2014, Volume 8, Issue 1, pp 45-70

IMPLEMENTATION BASIS OF EXAFLOPS CLASS SUPERCOMPUTER

I. Sokolov
Y. Stepchenkov
S. Bobkov
V. Zakharov
Y. Diachenko
Y. Rogdestvenski
A. Surkov

Abstract

The paper dealswith choice of a circuitry basis for implementation ofmicroprocessors and communication environment of exaflops supercomputers. A comparative analysis of the characteristics of the digital circuits with different complexity which are implemented in the synchronous basis as well as in the self-timed (ST) one was performed. It has proved the fundamental advantages of ST circuits comparing to synchronous analogues: absence of hazards, a maximum reachable operability range, high performance, and relatively low power consumption. Transforming any synchronous circuit into its quasi-ST or ST implementation leads to extension of its operability range independently of its complexity. The advantages of ST circuits show up to the maximum extent when they are used for designing reliable equipment. Various methodologies of ST circuits development are discussed. A comparative analysis of ST circuit implementation in the generic basis of the delay-insensitive circuits that is suggested by the authors and in the NULL Convention Logic circuit basis is performed. It is demonstrated that the suggested basismakes it possible to synthesize the circuits with the best parameters of performance, complexity, and power consumption while developing standard digital circuits serving as the basis for designing high end computing systems and hardware.

[+] References (78)

Varshavsky, V. 1998. Time, timing and clock in massively parallel computing systems. Conference (International) on Massively Parallel Computing Systems Proceedings. Colorado Springs. 100–106.
Beere l, P., J. Cortadella, and A. Kondratyev. 2004. Bridging the gap between asynchronous design and designers (Tutorial). VLSI Design Conference Proceedings.Mumbai. 18–20.
Muller, D., and W.Bartky. 1959. A theory of asynchronous circuits. Annals of Computation Laboratory ofHarvardUniversity. 29:204–243.
Muller, D. E. 1963. Asynchronous logics and application to information processing. Switching theory in space technology. Stanford, CA: Stanford University Press. 289–297.
Seitz, C.L. 1980. System timing. Introduction to VLSI Systems. Addison-Wesley. 218–262.
Singh, N. P. 1981. A design methodology for self-timed systems. Cambridge: MIT Laboratory for Computer Science, MIT.M.Sc. Thesis. 98 p.
Martin, A. J. 1986. Compiling communicating processes into delay-insensitive VLSI circuits. Distrib. Comput. 1(4):226–234.
Anantharaman, T. S. 1986. A delay insensitive regular expression recognizer. IEEE VLSI Technical Bulletin 1(2):4.
Martin, A. J. 1990. Programming in VLSI. Development in concurrency and communication. Reading, MA: Addison- Wesley. 1–64.
Van Berkel, K. 1992. Beware the isochronic fork. Integration, VLSI J. 13(2):103–128.
David, I., R. Ginosar, and M. Yoeli. 1992. An efficient implementation of Boolean functions as self-timed circuits. IEEE Trans. Comput. 41(1):2–11.
Sparso, J., J. Staunstrup, and M. Dantzer-Sorensen. 1992. Design of delay insensitive circuits using multi-ring structures. European Design Automation Conference Proceedings. Hamburg. 15–20.
Hauck, S. 1995. Asynchronous design methodologies: An overview. Proc. IEEE 83(1):69–93.
Fant, K.M., and S.A. Brandt. 1996. NULL convention logic: A complete and consistent logic for asynchronous digital circuit synthesis. Conference (International) on Application Specific Systems, Architectures, and Processors Proceedings. Chicago. 261–273.
Paver, N.C., P. Day, C. Farnsworth, D. L. Jackson, W.A. Lien, and J. Liu. 1998. A low-power, low-noise, configurable self-timed DSP. 4th Symposium (International) on Advanced Research in Asynchronous Circuits and Systems Proceedings. San-Diego. 32–42.
Laiho, M., and O. Vianio. 1997. A full-custom self-timed DSP processor implementation. European Solid-State Circuits Conference Proceedings. Available at: http://www.imec.be/esscirc/papers-97/172.pdf (accessed August 18, 2013).
Matsubara, G., N. Ide, H. Tago, S. Suzuki, and N. Goto. 1995. 30-ns 55-b shared Radix 2 Division and square root using a self-timed circuit. 12th Symposium on Computer Arithmetic Proceedings. 98–105.
Garside, J.D., W. J. Bainbridge, A. Bardsley, et al. 2000. AMULET3i — an asynchronous system-on-chip. 6th IEEE Symposium (International) on Asynchronous Circuits and Systems Proceedings. Eilat. 162–175.
Bink, A., and R. York. 2007. ARM996HS: The first licensable, clockless 32-bit processor core. IEEE Micro 27(2):58–68.
Martin, A. J., M. Nystrom, and C.G. Wong. 2003. Three generations of asynchronous microprocessors. IEEE Des. Test Comput. 20(6):9–17.
Handshake solutions. HT80C51 User Manual. Available at: http://www.keil.com/dd/docs/datashts/ hand- shake/ht80c51 um.pdf (accessed August 27, 2013).
TIMA Laboratory Annual Report 2006. 2007. Available at: http:// tima.imag.fr/publications/¦les reports/ann-rep- 06.pdf (accessed August 18, 2013).
Jin, G., L. Wang, and Z. Wang. 2009. The design of asynchronous microprocessor based on optimized NCL X design-flow. IEEE Conference (International) on Networking, Architecture and Storage Proceedings. 357–364.
Ramaswamy, S., L. Rockett, D. Patel, S. Danziger, R. Manohar, C.W. Kelly, J. L. Holt, V. Ekanayake, and D. Elftmann. 2009. A radiation hardened reconfigurable FPGA. IEEE Aerospace Conference Proceedings. 1–10.
Varshavsky, V. I., ed. 1976. Aperiodicheskie avtomaty [Aperiodic machines].Moscow: Nauka Publ. 424 p.
Varshavsky, V. I., ed. 1986. Avtomatnoe upravlenie asinkhronnymi processami v EVM i diskretnykh sistemakh [Automata control of concurrent processes in computers and discrete systems].Moscow: Nauka Publ. 400 p.
Varshavsky, V., M. Kishinevsky, V. Marakhovsky, et al. 1990. Self-timed control of concurrent processes. Kluver Acad. Publs. 245 p.
Kishinevsky, M., A. Kondratyev, A. Taubin, and V. Varshavsky. 1994. Concurrent hardware:The theory and practice of self-timed design. New York: John Wiley&Sons. 368 p.
Filin, A. V., and Y. A. Stepchenkov. 1999. Komp’yutery bez sinkhronizatsii [Clockless computers]. Sistemy i Sredstva Informatiki — Systems and Means of Informatics 9:247–261.
Stepchenkov, Y.A., Y.G. Diachenko, V. S. Petruhin, and A. V. Filin. 1999. Tsena realizatsii unikal’nykh svoystv samosinkhronnykh skhem [The penalty of self-timed circuit’s unique features implementation]. Sistemy i Sredstva Informatiki — Systems and Means of Informatics 9:261– 292.
Stepchenkov, Y. A., Y.G. Diachenko, V. S. Petruhin, and A. V. Filin. 1999. Samosinkhronnaya skhemotekhnika — al’ternativa sinkhronnoy [Self-timed circuitry as an alternative of synchronous one]. Available at: http://samosinhron.ru/¦les/articles/native/sss alternative 1999.DOC (accessed August 18, 2013).
Plehanov, L.P., and Y.A. Stepchenkov. 2006. Eksperimental’naya proverka nekotorykh svoystv strogo samosinkhronnykh elektronnykh skhem [Experimental test of some features of strictly self-timed electronic circuits]. Sistemy i Sredstva Informatiki —Systems andMeans of Informatics 16:476–485.
Stepchenkov, Y. A., V. S. Petruhin, and Y.G. Diachenko. 2006. Opyt razrabotki samosinkhronnogo yadra mikrokontrollera na bazovom matrichnom kristalle [The experience in microcontroller’s self-timed core design on FPGA]. Nano- i Mikrosistemnaya Tekhnika [Nano- and Microsystem Technology] 5:29–36.
Stepchenkov, Y. A., Y.G. Diachenko, and V. S. Petruhin. 2007. Samosinkhronnye posledovatel’nostnye skhemy: Opyt razrabotki i rekomendatsii po proektirovaniyu [Selftimed sequential logic: An experience and design guidelines]. Sistemy i Sredstva Informatiki —Systems andMeans of Informatics 17:503–529.
Sokolov, I.A., Y.A. Stepchenkov, V. S. Petruhin, Y.G. Diachenko, and V.N. Zakharov. 2007. Samosinkhronnaya skhemotekhnika — perspektivnyy put’ realizatsii apparatury [Timed circuitry—perspectivemethod of hardware development]. Sistemy Vysokoy Dostupnosti [High Availability Systems] 3(1-2):61–72.
Stepchenkov, Y.A., Y.G. Diachenko, V. S. Petruhin, and L. P. Plehanov. 2007. Samosinkhronnye skhemy—klyuch k postroeniyu effektivnoy i nadezhnoy apparatury dolgovremennogo deystviya [Self-timed circuits are a key for designing the efficient and reliable hardware with permanent operation]. Sistemy Vysokoy Dostupnosti [High Availability Systems] 3(1-2):73–88.
Diachenko, Y.G., Y.A. Stepchenkov, and S.G. Bobkov. 2008. Kvazisamosinkhronnyy vychislitel’: Metodologicheskie i algoritmicheskie aspekty [Quasi-self-timed coprocessor: The methodological aspects]. Trudy Mezhdunarodnoy Konferentsii “Problemy Razrabotki Perspektivnykh Mikro- i Nanoelektronnykh Sistem” [Problems of the Perspective Micro- and Nanoelectronic Systems Development — 2008” Proceedings].Moscow. 441–446.
Stepchenkov, Y., Y. Diachenko, V. Zakharov, Y. Rogdestvenski,N.Morozov, andD. Stepchenkov. 2009. Quasi-delay-insensitive computing device: Methodological aspects and practical implementation. The Workshop (International) on Power and Timing Modeling, Optimization and Simulation Proceedings. Delft. 276–285.
Stepchenkov, Y. A., Y.G. Diachenko, L. P. Plehanov, F. I. Grinfel’d, and D. Y. Stepchenkov. 2009. Samosinkhronnyy dvukhtaktnyy D-trigger s vysokim aktivnym urovnem signala upravleniya [Self-timed D flip-flop with high level control signal]. Patent RF No. 2365031. Byulleten’ Izobreteniy [Bulletin of Inventions] 23. 9 p.
Stepchenkov, Y.A., Y.G. Diachenko, A. V. Rozhdestvenskene, N. V. Morozov, and V. S. Petruhin. 2009. Samosinkhronnyy dvukhtaktnyy D-trigger s nizkim aktivnym urovnem signala upravleniya [Self-timed D flipflopwith lowlevel control signal].PatentRFNo. 2366080. Byulleten’ Izobreteniy [Bulletin of Inventions] 24. 9 p.
Diachenko, Y.G., Y. A. Stepchenkov, and F. I. Grinfel’d. 2009. G-trigger s parafaznymi vkhodami s nulevym speyserom[ G-trigger with null spacer dual-rail inputs]. Patent RF No. 2366081. Byulleten’ Izobreteniy [Bulletin of Inventions] 24. 7 p.
Stepchenkov, Y. A., Y.G. Diachenko, L. P. Plehanov, A.N. Denisov, and O. P. Filimonenko. 2010. Samosinkhronnyy trigger dlya svyazi s udalennym priemnikom [Self-timed trigger for connection to remote receiver]. Patent RF No. 2382487. Byulleten’ Izobreteniy [Bulletin of Inve Stepchenkov, Y.A., Y.G. Diachenko, Y.G. Rogdestvenski, andntions] 5. 7 p.
V. S. Petruhin. 2010. Odnotaktnyy samosinkhronnyy RS-trigger s predustanovkoy [Self-timed RS-latch with preset]. Patent RF No. 2390092. Byulleten’ Izobreteniy [Bulletin of Inventions] 14. 18 p.
Stepchenkov, Y.A., Y.G. Diachenko, V.N. Zakharov, and F. I. Grinfel’d. 2010. Dvukhtaktnyy samosinkhronnyy RS-trigger s predustanovkoy i vkhodom upravleniya [Self-timed RS flip-flop with preset and control input]. Patent RF No. 2390093. Byulleten’ Izobreteniy [Bulletin of Inventions] 14. 20 p.
Stepchenkov, Y. A., Y.G. Diachenko, D. Y. Stepchenkov, and L.P.Plehanov. 2010.Dvukhtaktnyy samosinkhronnyy RS-trigger s predustanovkoy [Self-timed RS flip-flopwith preset]. Patent RF No. 2390923. Byulleten’ Izobreteniy [Bulletin of Inventions] 15. 20 p.
Stepchenkov, Y.A., Y.G. Diachenko, N. V. Morozov, and A. V. Filin. 2010. Odnotaktnyy samosinkhronnyy RStrigger s predustanovkoy i vkhodom upravleniya [Selftimed RS-latch with preset and control input]. Patent RF No. 2391772. Byulleten’ Izobreteniy [Bulletin of inventions] 16. 18 p.
Stepchenkov, Y. A., Y.G. Diachenko, and L.P. Plehanov. 2010. Dvoichnyy samosinkhronnyy schetchik s predustanovkoy [Self-timed binary counterwith preset].PatentRF No. 2392735. Byulleten’ Izobreteniy [Bulletin of Inventions] 17. 11 p.
Sokolov, I. A., Y. A. Stepchenkov, and Y.G. Diachenko. 2010. Samosinkhronnyy trigger s odnofaznym informatsionnym vkhodom [Self-timed trigger with single-phase data input]. PatentRFNo. 2405246.Byulleten’ Izobreteniy [Bulletin of Inventions] 33. 32 p.
Stepchenkov, Y. A., Y.G. Diachenko, Y. V. Rogdestvenski, N. V. Morozov, and D. Y. Stepchenkov. 2010. Razrabotka vychislitelya, nezavisyashchego ot zaderzhek elementov [The design of a cell delay-insensitive coprocessor]. Sistemy i Sredstva Informatiki — Systems and Means of Informatics 20:5–23.
Rogdestvenski, Y. V., N. V. Morozov, and A. V. Rozhdestvenskene. 2010. ASPEKT: Podsistema sobytijnogo analiza samosinkhronnyh skhem [ASPECT: A suite of self-timed event-driven analysis]. Trudy Mezhdunarodnoj Konferentsii “Problemy Razrabotki Perspektivnykh Mikro- i Nanoelektronnykh Sistem” [“Problems of the Perspective Micro- and Nanoelectronic Systems Development — 2010” Proceedings]. Moscow. 26–31.
Stepchenkov, Y. A., Y.G. Diachenko, Y. V. Rogdestvenski, N. V. Morozov, and D. Y. Stepchenkov. 2010. Samosinkhronnyy vychislitel’ dlya vysokonadezhnykh primeneniy [Self-timed coprocessor for high-reliable applications]. Trudy Mezhdunarodnoy Konferentsii “Problemy Razrabotki Perspektivnykh Mikro- i Nanoelektronnykh Sistem” [“Problems of the Perspective Micro- and Nanoelectronic Systems Development — 2010” Proceedings]. Moscow. 418–423.
Plehanov, L. P. 2010. Razrabotka samosinkhronnykh skhem: Funktsional’nyy podkhod [Self-timed circuits design: A functional approach]. Trudy Mezhdunarodnoy Konferentsii “Problemy Razrabotki Perspektivnykh Mikroi Nanoelektronnykh Sistem” [“Problems of the Perspective Micro- and Nanoelectronic Systems Development — 2010” Proceedings].Moscow. 424–429.
Sokolov, I.A., Y.A. Stepchenkov, and Y.G. Diachenko. 2011. Samosinkhronnyy RS-trigger s povyshennoy pomekhoustoychivost’yu (varianty) [Self-timed RStrigger with the enhanced noise immunity]. Patent RF No. 2427955. Byulleten’ Izobreteniy [Bulletin of Inventions] 24. 42 p.
Stepchenkov, Y. A., Y.G. Diachenko, L. P. Plehanov, V. S. Petruhin, and D. Y. Stepchenkov. 2011. Kombinirovannyy G-trigger s edinichnym speyserom [Composite G-trigger with the unit spacer]. Patent RF No. 2434318.Byulleten’ Izobreteniy [Bulletin of Inventions] 32. 10 p.
Stepchenkov, Y. A., Y.G.Diachenko, andG.A.Gorelkin. 2011. Samosinkhronnye skhemy — budushchee mikroelektroniki [Self-timed circuits are the future ofmicroelectronics]. Voprosy Radioelektroniki [The Problems of Radio Electronics] 2:153–184.
Stepchenkov, Y.A., Y.G.Diachenko, Y. V.Rogdestvenski, and N. V. Morozov. 2011. Analiz na samosinkhronnost’ nekotorykh tipov tsifrovykh ustroystv [Self-timed analysis of the few types of the digital units]. Sistemy i Sredstva Informatiki —Systems andMeans of Informatics 21(1):74– 83.
Plehanov, L.P. 2013. Osnovy samosinkhronnykh elektronnykh skhem [The base of the self-timed electronic circuits]. Moscow: Binom Publ. 208 p.
IEEE Computer Society. 2008. IEEE Standard for Floating-Point Arithmetic IEEE Std 754-2008. doi:10.1109/IEEESTD.2008.4610935.
Karthik, S., I. de Souza, J. Rahmeh, and J. Abraham. 1991. Interlock schemes for micropipelines: Application to a self-timed rebound sorter. Conference (International) on Computer Design Proceedings. Cambridge. 393–396.
Liebchen, A., and G. Gopalakrishnan. 1992. Dynamic reordering of high latency transactions using a modified micropipeline. Conference (International) on ComputerDesign Proceedings. Cambridge. 336–340.
Payne, R. 1995. Self-timed FPGA systems. 5th Workshop (International) on Field Programmable Logic and Applications Proceedings. Berlin/Heidelberg. 21–35.
Sobelman, G.E., and K. Fant. 1998. CMOS circuit design of threshold gates with hysteresis. Symposium(International) on Circuits and Systems Proceedings. 61–64.
Weng, N., J. S. Yuan, R. F. DeMara, D. Ferguson, and M. Hagedorn. 2000. Glitch power reduction for low power IC design. 9th Annual NASA Symposium on VLSI Design Proceedings. Albuquerque. 7.5.1–7.5.7.
Smith S.C. 2003. Completion-completeness for NULL convention digital circuits utilizing the bit-wise completion strategy. Conference (International) on VLSI Proceedings. Las Vegas. 143–149.
Smith, S.C., R. F. DeMara, J. S. Yuan, D. Ferguson, and D. Lamb. 2004. Optimization of NULL convention self-timed circuits. Integration, VLSI J. 37(3):135–165.
Fant, K.M. 2005. Logically determined design: Clockless system design with NULL convention logic. New York: John Wiley&Sons. 292 p.
Smith, S.C. 2005. Development of a large word-width high-speed asynchronous multiply and accumulate unit. Integration, VLSI J. 39(1):12–28.
Smith, S.C., and J. Di. 2009. Designing asynchronous circuits using NULL Convention Logic (NCL). Synthesis Lectures Digital Circuits Syst. 4(1):61–73.
Stepchenkov, Y. A., A.N. Denisov, Y.G. Diachenko, F. I. Grinfel’d, O. P. Filimonenko, and Y. P. Fomin. 2004. Biblioteka elementov BMK dlya kriticheskikh oblastey primeneniya [The gate array cell library for critical applications]. Sistemy i Sredstva Informatiki — Systems and Means of Informatics 14:318–361.
Stepchenkov, Y. A., A.N. Denisov, Y.G. Diachenko, et al. 2006. Biblioteka samosinkhronnykh elementov dlya tekhnologii BMK [Self-timed cell library for gate array technology]. TrudyMezhdunarodnoy Konferentsii “Problemy Razrabotki Perspektivnykh Mikro- i Nanoelektronnykh Sistem” [“Problems of the Perspective Micro- and Nanoelectronic Systems Development — 2006” Proceedings]. Moscow. 259–264.
Morozov, N. V., Y. A. Stepchenkov, Y.G. Diachenko, and D. Y. Stepchenkov. 2010. Funktsional’naya poluzakaznaya biblioteka samosinkhronnykh elementovML03 [The functional semicustomlibrary of the self-timed cells].Certificate on official registration of the computer program No. 2010611908. (In Russian, unpublished.)
Sokolov, I.A., Y.A. Stepchenkov, and Y.G. Dyachenko. 2010. Self-timed RS-trigger with the enhanced noise immunity. U.S. Patent No. 8232825. 31 p.
Artisan Components. Chartered Semiconductor 0.18 мm IB Process 1.8-Volt SAGE-XTM Standard Cell Library Databook. 2003. Release 1.0. 313 p.
Diachenko, Y.G.,N. V.Morozov, andD. Y. Stepchenkov. 2010.Kharakterizatsiya psevdodinamicheskikh elementov [The characterization of the pseudodynamic cells]. Trudy Mezhdunarodnoy Konferentsii "Problemy Razrabotki Perspektivnykh Mikro - i Nanoelektronnykh sistem" ["Problems of the Perspective Micro- and Nanoelectronic Systems Development - 2010" Proceedings].Moscow. 32-35.
Gate and throughput optimizations for null convention self timed digital circuits. Available at: http://citeseerx. ist.psu.edu/viewdoc/download?doi=10.1.1.118.7825& rep=rep1&type=pdf (accessed August 18, 2013). ЁC Edwards, D., A. Bardsley, L. Jani, L. Plana, and W. Toms. 2006. Balsa: A tutorial guide. Manchester. 157 p. Available at: ftp://ftp.cs.man.ac.uk/pub/apt/ bal- sa/3.5/BalsaManual3.5.pdf (accessed August 18, 2013). ЁC Reese, R. B. 2011. UNCLE (Unified NCL Environment). TechnicalReportMSU-ECE-10-001.Available at: http://www.ece.msstate.edu/~reese/uncle/UNCLE.pdf (accessed August 18, 2013).
Edwards, D., A. Bardsley, L. Jani, L. Plana, and W. Toms. 2006. Balsa: A tutorial guide. Manchester. 157 p. Available at: ftp://ftp.cs.man.ac.uk/pub/apt/ bal- sa/3.5/BalsaManual3.5.pdf (accessed August 18, 2013).
Reese, R. B. 2011. UNCLE (Unified NCL Environment). TechnicalReportMSU-ECE-10-001.Available at: http://www.ece.msstate.edu/~reese/uncle/UNCLE.pdf (accessed August 18, 2013).
Rogdestvenski, Y. V., N. V. Morozov, Y.A. Stepchenkov, and A. V. Rozhdestvenskene. 2006. Universal'naya podsistema analiza samosinkhronnykh skhem [The universal suite for self-timed circuit analysis]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 16:463-475.

[+] About this article